OpenCores
URL https://opencores.org/ocsvn/pmodsf3driver/pmodsf3driver/trunk

Subversion Repositories pmodsf3driver

[/] [pmodsf3driver/] [trunk/] [hw/] [simulations/] [Testbench_PmodSF3Driver_behav.wcfg] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ldalmasso
2
3
   
4
   
5
   
6
      
7
         
8
            
9
         
10
      
11
   
12
   
13
      
14
      
15
      
16
   
17
   
18
      
19
      
20
   
21
   
22
   
23
      i_sys_clock
24
      i_sys_clock
25
   
26
   
27
      i_reset
28
      i_reset
29
   
30
   
31
      i_start
32
      i_start
33
   
34
   
35
      i_rw
36
      i_rw
37
   
38
   
39
      i_command[7:0]
40
      i_command[7:0]
41
   
42
   
43
      i_addr_bytes
44
      i_addr_bytes
45
   
46
   
47
      i_addr[23:0]
48
      i_addr[23:0]
49
   
50
   
51
      i_data_bytes
52
      i_data_bytes
53
   
54
   
55
      i_data[7:0]
56
      i_data[7:0]
57
   
58
   
59
      Driver
60
      label
61
   
62
   
63
      mem_mode_reg
64
      mem_mode_reg
65
   
66
   
67
      state
68
      state
69
   
70
   
71
      o_sclk
72
      o_sclk
73
   
74
   
75
      io_dq[3:0]
76
      io_dq[3:0]
77
      
78
   
79
   
80
      data_w_reg[7:0]
81
      data_w_reg[7:0]
82
   
83
   
84
      o_data[7:0]
85
      o_data[7:0]
86
   
87
   
88
      o_data_ready
89
      o_data_ready
90
   
91
   
92
      o_ready
93
      o_ready
94
   
95
   
96
      SPI Freq Gen
97
      label
98
   
99
   
100
      spi_freq_gen_reset
101
      spi_freq_gen_reset
102
   
103
   
104
      spi_clock_div_ref
105
      spi_clock_div_ref
106
   
107
   
108
      spi_clock_div
109
      spi_clock_div
110
   
111
   
112
      spi_freq_reg
113
      spi_freq_reg
114
   
115
   
116
      SPI Controller
117
      label
118
   
119
   
120
      mem_mode_reg
121
      mem_mode_reg
122
   
123
   
124
      addr_bytes_reg
125
      addr_bytes_reg
126
   
127
   
128
      data_bytes_reg
129
      data_bytes_reg
130
   
131
   
132
      state
133
      state
134
   
135
   
136
      o_ready
137
      o_ready
138
   
139
   
140
      dummy_cycles_reg
141
      dummy_cycles_reg
142
   
143
   
144
      data_w_reg[39:0]
145
      data_w_reg[39:0]
146
   
147
   
148
      o_next_data_w
149
      o_next_data_w
150
   
151
   
152
      o_data_r[7:0]
153
      o_data_r[7:0]
154
   
155
   
156
      o_data_ready
157
      o_data_ready
158
   
159
   
160
      bit_counter[2:0]
161
      bit_counter[2:0]
162
   
163
   
164
      bit_counter_end
165
      bit_counter_end
166
   
167
   
168
      spi_single_enable_reg
169
      spi_single_enable_reg
170
   
171
   
172
      spi_dual_enable_reg
173
      spi_dual_enable_reg
174
   
175
   
176
      SPI Mode Handler
177
      label
178
   
179
   
180
      o_spi_single_enable
181
      o_spi_single_enable
182
   
183
   
184
      o_spi_dual_enable
185
      o_spi_dual_enable
186
   
187
   
188
      o_spi_quad_enable
189
      o_spi_quad_enable
190
   
191

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.