URL https://opencores.org/ocsvn/pmodsf3driver/pmodsf3driver/trunk

Subversion Repositories pmodsf3driver

[/] [pmodsf3driver/] [trunk/] [hw/] [simulations/] [Testbench_PmodSF3SPIController_behav.wcfg] - Blame information for rev 2

Details | Compare with Previous | View Log




   
   
   
      
         
            
         
      
   
   
      
      
      
   
   
      
      
   
   
   
      i_sys_clock
      i_sys_clock
   
   
      i_sys_clock_en
      i_sys_clock_en
   
   
      i_reset
      i_reset
   
   
      i_start
      i_start
   
   
      i_spi_single_enable
      i_spi_single_enable
   
   
      spi_single_enable_reg
      spi_single_enable_reg
   
   
      i_spi_dual_enable
      i_spi_dual_enable
   
   
      spi_dual_enable_reg
      spi_dual_enable_reg
   
   
      i_mode
      i_mode
   
   
      mem_mode_reg
      mem_mode_reg
   
   
      state
      state
   
   
      i_command[7:0]
      i_command[7:0]
   
   
      i_addr_bytes
      i_addr_bytes
   
   
      i_addr[23:0]
      i_addr[23:0]
   
   
      i_dummy_cycles
      i_dummy_cycles
   
   
      dummy_cycles_reg
      dummy_cycles_reg
   
   
      i_data_bytes
      i_data_bytes
   
   
      i_data_w[7:0]
      i_data_w[7:0]
   
   
      addr_bytes_reg
      addr_bytes_reg
   
   
      data_bytes_reg
      data_bytes_reg
   
   
      bit_counter[2:0]
      bit_counter[2:0]
   
   
      bit_counter_end
      bit_counter_end
   
   
      o_ss
      o_ss
   
   
      o_sclk
      o_sclk
   
   
      io_dq[3:0]
      io_dq[3:0]
      
   
   
      data_w_reg[39:0]
      data_w_reg[39:0]
      HEXRADIX
   
   
      o_next_data_w
      o_next_data_w
   
   
      o_data_ready
      o_data_ready
   
   
      o_data_r[7:0]
      o_data_r[7:0]
   
   
      o_ready
      o_ready
   
   
      o_reset
      o_reset
   


Line No.	Rev	Author	Line
1	2	ldalmasso
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23			`i_sys_clock`
24			`i_sys_clock`
25
26
27			`i_sys_clock_en`
28			`i_sys_clock_en`
29
30
31			`i_reset`
32			`i_reset`
33
34
35			`i_start`
36			`i_start`
37
38
39			`i_spi_single_enable`
40			`i_spi_single_enable`
41
42
43			`spi_single_enable_reg`
44			`spi_single_enable_reg`
45
46
47			`i_spi_dual_enable`
48			`i_spi_dual_enable`
49
50
51			`spi_dual_enable_reg`
52			`spi_dual_enable_reg`
53
54
55			`i_mode`
56			`i_mode`
57
58
59			`mem_mode_reg`
60			`mem_mode_reg`
61
62
63			`state`
64			`state`
65
66
67			`i_command[7:0]`
68			`i_command[7:0]`
69
70
71			`i_addr_bytes`
72			`i_addr_bytes`
73
74
75			`i_addr[23:0]`
76			`i_addr[23:0]`
77
78
79			`i_dummy_cycles`
80			`i_dummy_cycles`
81
82
83			`dummy_cycles_reg`
84			`dummy_cycles_reg`
85
86
87			`i_data_bytes`
88			`i_data_bytes`
89
90
91			`i_data_w[7:0]`
92			`i_data_w[7:0]`
93
94
95			`addr_bytes_reg`
96			`addr_bytes_reg`
97
98
99			`data_bytes_reg`
100			`data_bytes_reg`
101
102
103			`bit_counter[2:0]`
104			`bit_counter[2:0]`
105
106
107			`bit_counter_end`
108			`bit_counter_end`
109
110
111			`o_ss`
112			`o_ss`
113
114
115			`o_sclk`
116			`o_sclk`
117
118
119			`io_dq[3:0]`
120			`io_dq[3:0]`
121
122
123
124			`data_w_reg[39:0]`
125			`data_w_reg[39:0]`
126			`HEXRADIX`
127
128
129			`o_next_data_w`
130			`o_next_data_w`
131
132
133			`o_data_ready`
134			`o_data_ready`
135
136
137			`o_data_r[7:0]`
138			`o_data_r[7:0]`
139
140
141			`o_ready`
142			`o_ready`
143
144
145			`o_reset`
146			`o_reset`
147
148

Browse

Tools

Subversion Repositories pmodsf3driver

[/] [pmodsf3driver/] [trunk/] [hw/] [simulations/] [Testbench_PmodSF3SPIController_behav.wcfg] - Blame information for rev 2