URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
[/] [neorv32/] [trunk/] [docs/] [datasheet/] [soc_wishbone.adoc] - Diff between revs 64 and 65
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 64 |
Rev 65 |
Line 62... |
Line 62... |
|=======================
|
|=======================
|
|
|
|
|
[TOP]
|
[TOP]
|
A detailed description of the implemented Wishbone bus protocol and the according interface signals
|
A detailed description of the implemented Wishbone bus protocol and the according interface signals
|
can be found in the data sheet "Wishbone B4 – WISHBONE System-on-Chip (SoC) Interconnection
|
can be found in the data sheet "Wishbone B4 - WISHBONE System-on-Chip (SoC) Interconnection
|
Architecture for Portable IP Cores". A copy of this document can be found in the docs folder of this
|
Architecture for Portable IP Cores". A copy of this document can be found in the docs folder of this
|
project.
|
project.
|
|
|
**Interface Latency**
|
**Interface Latency**
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.