URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Show entire file |
Details |
Blame |
View Log
Rev 786 |
Rev 856 |
Line 174... |
Line 174... |
#define FCR_CLEAR_XMIT 0x04
|
#define FCR_CLEAR_XMIT 0x04
|
|
|
// Assume the UART is driven 1/16 CPU frequency
|
// Assume the UART is driven 1/16 CPU frequency
|
#define UART_CLOCK ((CYGHWR_HAL_OPENRISC_CPU_FREQ)*1.0e6/16.0)
|
#define UART_CLOCK ((CYGHWR_HAL_OPENRISC_CPU_FREQ)*1.0e6/16.0)
|
|
|
#define DIVISOR(baud) ((int)((UART_CLOCK)/baud))
|
#define DIVISOR(baud) (((((CYGHWR_HAL_OPENRISC_CPU_FREQ)*10000000)/(16*baud))+5)/10)
|
|
|
#ifdef CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
|
#ifdef CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD
|
#define CYG_DEV_SERIAL_BAUD_DIVISOR \
|
#define CYG_DEV_SERIAL_BAUD_DIVISOR \
|
DIVISOR(CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD)
|
DIVISOR(CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD)
|
#else
|
#else
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.