URL
https://opencores.org/ocsvn/pit/pit/trunk
[/] [pit/] [trunk/] [rtl/] [verilog/] [pit_wb_bus.v] - Diff between revs 18 and 21
Show entire file |
Details |
Blame |
View Log
| Rev 18 |
Rev 21 |
| Line 117... |
Line 117... |
4'b1_101: wb_dat_o = read_regs[47:40]; // 8 bit read address 5
|
4'b1_101: wb_dat_o = read_regs[47:40]; // 8 bit read address 5
|
// 16 bit Bus, 16 bit Granularity
|
// 16 bit Bus, 16 bit Granularity
|
4'b0_000: wb_dat_o = read_regs[15: 0]; // 16 bit read access address 0
|
4'b0_000: wb_dat_o = read_regs[15: 0]; // 16 bit read access address 0
|
4'b0_001: wb_dat_o = read_regs[31:16];
|
4'b0_001: wb_dat_o = read_regs[31:16];
|
4'b0_010: wb_dat_o = read_regs[47:32];
|
4'b0_010: wb_dat_o = read_regs[47:32];
|
|
default: wb_dat_o = 0;
|
endcase
|
endcase
|
|
|
// generate wishbone write register strobes -- one hot if 8 bit bus
|
// generate wishbone write register strobes -- one hot if 8 bit bus
|
always @*
|
always @*
|
begin
|
begin
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
