URL
https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 3 |
Line 11... |
Line 11... |
['LogLevel',4],
|
['LogLevel',4],
|
['WidgetsConfig',{
|
['WidgetsConfig',{
|
'Serial':'port1',
|
'Serial':'port1',
|
'AutoComplete':'autocmd0',
|
'AutoComplete':'autocmd0',
|
'SocInfo':'info0',
|
'SocInfo':'info0',
|
'PollingMs':250
|
'PollingMs':250,
|
|
'EventsLoopMs':10
|
}],
|
}],
|
['SocInfo','info0'],
|
['SocInfo','info0'],
|
['CommandExecutor','cmdexec0']
|
['CommandExecutor','cmdexec0']
|
]}]},
|
]}]},
|
{'Class':'EdclServiceClass','Instances':[
|
{'Class':'EdclServiceClass','Instances':[
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.