URL
https://opencores.org/ocsvn/minirisc/minirisc/trunk
Subversion Repositories minirisc
[/] [minirisc/] [trunk/] [scode/] [sanity2.asm] - Rev 3
Go to most recent revision | Compare with Previous | Blame | View Log
;/////////////////////////////////////////////////////////////////////;//// ////;//// Mini-RISC-1 ////;//// Compliance Test 2 ////;//// Tests PLC register Rd/Wr ////;//// ////;//// Author: Rudolf Usselmann ////;//// russelmann@hotmail.com ////;//// ////;/////////////////////////////////////////////////////////////////////;//// ////;//// Copyright (C) 2000 Rudolf Usselmann ////;//// russelmann@hotmail.com ////;//// ////;//// This source file may be used and distributed without ////;//// restriction provided that this copyright statement is not ////;//// removed from the file and that any derivative work contains ////;//// the original copyright notice and the associated disclaimer.////;//// ////;//// THIS SOURCE FILE IS PROVIDED "AS IS" AND WITHOUT ANY ////;//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT ////;//// LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND ////;//// FITNESS FOR A PARTICULAR PURPOSE. ////;//// ////;/////////////////////////////////////////////////////////////////////list p=16c57#include p16c5x.inc; global Registersr0 equ 0x8r1 equ 0x9r2 equ 0xar3 equ 0xbr4 equ 0xcr5 equ 0xdr6 equ 0xer7 equ 0xf; banked Registersbr0 equ 0x10br1 equ 0x11br2 equ 0x12br3 equ 0x13br4 equ 0x14br5 equ 0x15br6 equ 0x16br7 equ 0x17br8 equ 0x18br9 equ 0x19br10 equ 0x1abr11 equ 0x1bbr12 equ 0x1cbr13 equ 0x1dbr14 equ 0x1ebr15 equ 0x1f; PORTB Indicates Test Number; PORTA Indicates Status: 0 - Running; 1 - done OK; ff - stoped on errormain ; Main code entry; Port IO Test; All ports have a Pull up resistor; SETUP all portsclrwmovwf FSRmovwf PORTAmovwf PORTBmovwf PORTCtris PORTAtris PORTBtris PORTC; -------------------------------; ---- Test the PLC register ----; -------------------------------; PLC read test 1 TEST 0movlw pclrd1movwf r0movf PCL,Wpclrd1 subwf r0,Wbtfss STATUS,Zgoto lerr; PLC read test 2 TEST 1movlw 0x01movwf PORTB ; Set Test Numbermovlw pclrd2movwf r3movf PCL,Wpclrd2 subwf r3,Wbtfss STATUS,Zgoto lerr; PLC write test 2 TEST 2movlw 0x02movwf PORTB ; Set Test Numbermovlw pclwr1movwf PCLgoto lerrgoto lerrgoto lerrpclwr1 goto pcl1goto lerrgoto lerrgoto lerrpcl1; PLC write test 2 TEST 3movlw 0x03movwf PORTB ; Set Test Numbermovlw pclwr2movwf PCLgoto lerrgoto lerrgoto lerrpclwr2 goto pcl2goto lerrgoto lerrgoto lerrpcl2 ; Test other instructions that modify PC; This are ADDWF PC, BSF PC,X and BCF PC,X; (movwf pc already tested above); PLC write test 3 TEST 4; test addwf PCmovlw 0x04movwf PORTB ; Set Test Numbermovlw pcl3bmovwf r0movlw pcl3asubwf r0,Wpcl3a addwf PCL,1goto lerrgoto lerrpcl3b goto lerrgoto pcl3cgoto lerrgoto lerrgoto lerrpcl3c; PLC write test 4 TEST 5; test addwf PCmovlw 0x05movwf PORTB ; Set Test Numbermovlw pcl4bmovwf br8movlw pcl4asubwf br8,Wpcl4a addwf PCL,1goto lerrgoto lerrpcl4b goto lerrgoto pcl4cgoto lerrgoto lerrgoto lerrpcl4c; PLC write test 5 TEST 6; test bsf PC,Nmovlw 0x06movwf PORTB ; Set Test N; allign memorygoto pcl50pcl50 org 0x60bsf PCL,1 ; 60goto lerr ; 61goto lerr ; 62goto pcl5a ; 63goto lerr ; 64goto lerr ; 65goto lerr ; 66goto lerr ; 67pcl5a; PLC write test 6 TEST 7; test bsf PC,Nmovlw 0x07movwf PORTB ; Set Test Nbsf PCL,2 ; 6Agoto lerr ; 6Bgoto lerr ; 6Cgoto lerr ; 6Dgoto lerr ; 6Egoto pcl6a ; 6Fgoto lerr ; 70goto lerr ; 71pcl6a; PLC write test 7 TEST 8; test bcf PC,Nmovlw 0x08movwf PORTB ; Set Test Ngoto pcl7a ; 74goto lerr ; 75goto lerr ; 76goto lerr ; 77goto lerr ; 78goto pcl7b ; 79goto lerr ; 7agoto lerr ; 7bpcl7abcf PCL,2 ; 7cpcl7b; Make sure goto worksmovlw 0x09 ; TEST 9movwf PORTB ; Set Test Numbergoto gt1nopnopnopnopmovlw 0xffmovwf PORTAnopnopnopnopgt1; Make sure call worksmovlw 0x0a ; TEST 10movwf PORTB ; Set Test Numbercall cal1movwf r0movlw 0x55subwf r0,wbtfss STATUS,Zgoto lerrcall cal2movwf r0movlw 0xaasubwf r0,wbtfss STATUS,Zgoto lerrcall cal3movwf r0movlw 0xc3subwf r0,wbtfss STATUS,Zgoto lerrcall cal4movwf r0movlw 0x3csubwf r0,wbtfss STATUS,Zgoto lerrgoto next1cal1retlw 0x55goto lerrcal2nopretlw 0xaagoto lerrcal3nopnopretlw 0xc3goto lerrcal4nopnopnopretlw 0x3cgoto lerrtable1addwf PCL,Fretlw 0xffretlw 0xferetlw 0xfdretlw 0xfcretlw 0xfbretlw 0xfaretlw 0xf9retlw 0xf8retlw 0xf7retlw 0xf6retlw 0xf5goto lerrgoto lerrgoto lerrgoto lerrgoto lerrgoto lerrnext1; Make sure call works (2)movlw 0x0b ; TEST 11movwf PORTB ; Set Test Numbermovlw 0x0movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x1movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x2movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x3movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x4movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x5movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x6movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x7movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x8movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0x9movwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrmovlw 0xamovwf r0call table1comf r0,Fsubwf r0,Fbtfss STATUS,Zgoto lerrnopnopnopnopmovlw 0x01movwf PORTAnopnopnopnopgood ; Loop in good on successgoto goodnopnopnopnoplerrmovlw 0xffmovwf PORTAnopnopnopnoplerr_loop ; Loop in lerr on failuregoto lerr_loopnopnopnopnopEND
Go to most recent revision | Compare with Previous | Blame | View Log