URL
https://opencores.org/ocsvn/miniuart2/miniuart2/trunk
Subversion Repositories miniuart2
[/] [miniuart2/] [trunk/] [sim/] [ModelSim/] [test_bench3/] [clk.in] - Rev 26
Compare with Previous | Blame | View Log
-----------------------------
-- file clk.in
-----------------------------
--
-- build a clock signal at 10MHz
-- format :
-- p -> period
-- d -> delay / start. simu. > 0
-- r -> cyclic ratio in %
-- or
-- h high state time
-- c -> cycle number (~pattern number)
----------------------
p 100 ns
d 1 ns
r 50
c 50000000
--
-- end of file