



Versatile library

A collection of frequently used modules with synthesis support

Brought to You By ORSoC / OpenCores

Legal Notices and Disclaimers

Copyright Notice

This ebook is Copyright © 2009 ORSoC

General Disclaimer

The Publisher has strived to be as accurate and complete as possible in the creation of this ebook, notwithstanding the fact that he does not warrant or represent at any time that the contents within are accurate due to the rapidly changing nature of information.

The Publisher will not be responsible for any losses or damages of any kind incurred by the reader whether directly or indirectly arising from the use of the information found in this ebook.

This ebook is not intended for use as a source of legal, business, accounting, financial, or medical advice. All readers are advised to seek services of competent professionals in the legal, business, accounting, finance, and medical fields.

No guarantees of any kind are made. Reader assumes responsibility for use of the information contained herein. The Publisher reserves the right to make changes without notice. The Publisher assumes no responsibility or liability whatsoever on the behalf of the reader of this report.

Distribution Rights

The Publisher grants you the following rights for re-distribution of this ebook.

- [YES] Can be given away.
- [YES] Can be packaged.
- [YES] Can be offered as a bonus.
- [NO] Can be edited completely and your name put on it.
- [YES] Can be used as web content.
- [NO] Can be broken down into smaller articles.
- [NO] Can be added to an e-course or auto-responder as content.
- [NO] Can be submitted to article directories (even YOURS) IF at least half is rewritten!
- [NO] Can be added to paid membership sites.
- [NO] Can be added to an ebook/PDF as content.
- [NO] Can be offered through auction sites.
- [NO] Can sell Resale Rights.
- [NO] Can sell Master Resale Rights.
- [NO] Can sell Private Label Rights.

Table of Contents

Description	5
Clock and reset	6
vl_gbuf	6
ACTEL specific functions	6
vl_sync_reset	6
vl_pll	6
Simulation model	6
ACTEL specific functions	7
Registers	8
dff	8
dff_ce	8
dff_ce_clear	8
dff_sr	9
ALTERA specific implementation	9
shreg	10
shreg_ce	10
delay	10
Counters	12
Binary counters	13
LFSR counters	14
GRAY counters	15
SHREG counters	16
Memories	17
Single port ROM	17
vl_rom_init	17
vl_rom	17
Single port RAM	18
vl_ram	18
vl_ram_be	19
Dual port RAM	20
vl_dpram_1r1w	20
vl_dpram_2r1w	20
vl_dpram_2r2w	21
FIFO	22
vl_fifo_1r1w_async	22
vl_fifo_2r2w_async	23

vl_fifo_2r2w_async_simplex	23
Wishbone compliant modules	24
wb3wb3_bridge	24
wb_boot_rom	25
Appendix A	
vl_pll usage example with ACTEL ProASIC3 target	26
Appendix B	
LFSR counter usage example	27
Recommended Resources	28

Description

A Verilog HDL library with frequently used functions.

Care have been taken to fully support synthesis of all modules. Different versions exist for optimal synthesis support. Currently ACTEL and ALTERA are supported

The following types of functions are included

1. Clock and reset
Global buffers, PLL and sync reset
2. Registers
with clock enable, async set and reset, ...
3. Counters
Binary, Gray, LFSR
4. Memories
RAM, dual port RAM, ...
5. Wishbone
Wishbone system-on-chip bus related logic

Most modules uses parameter for per instance uniqueness.

Different version of the library exist. All included module names are identical in all library versions. Retargeting a design by changing into different library.

1. versatile_library.v
Target independent library
2. versatile_library_actel.v
ACTEL version with synthesis constraints for synplify / Libero
3. versatile_library_altera.v
ALTERA version with synthesis constraints for QuartusII

Note: The target independent could also be used with target specific constraints simply by adding the following switch during simulation and/or synthesis

```
+define+ACTEL or  
+define+ALTERA
```

Clock and reset

vl_gbuf

A global buffer to be used to ensure global routing resources for high fanout signals such as clock and reset networks.

Signal	Direction	Comment
i	Input	
o	Output	Global signal

ACTEL specific functions

By specifying define SIM_GBUF at simulation time a simulation model will be used for RTL simulation. Simulation will not need ACTEL primitives during simulation. Apply to all instances in design.

vl_sync_reset

To ensure proper startup behaviour each clock network should have a dedicated synchronous reset signal.

Signal	Direction	Comment
rst_n_i	Input	Async active low reset input, normally driver from external reset and/or PLL lock signal
rst_o	Input	Global synchronous reset signal, active high
clk		Clock source

vl_pll

Most FPGA have PLL functions built-in. This function is one of few which are not possible to describe in HDL and have synthesis support. A functional model can be described.

This library contains the following:

1. vl_pll in versatile_library.v
a functional model for simulation only
2. vl_pll in versatile_library_target.v
a wrapper for one or more actual PLL
a functional model for simulation only
the later used if define SIM_PLL is applied at simulation time

Simulation model

Parameters

Parameter	Default value	Comment
index	0	Only used for synthesis. Parameter used in PLL wrapper to give a unique name to actual PLL. Parameter is concatenated with pll to give actual name. Example: index=0 => instance name pll0

Parameter	Default value	Comment
number_of_clocks	3	Defines number of generated clocks
period_time_o .. period_time_n	20	Defines input period time of input clock source, in ns
lock_delay	2000	Time to lock PLL, used in simulation only. Time in ps

Top level signals

Signal	Direction	Comment
clk_i	Input	Clock source
rst_n_i	Input	Async active low reset input used for synchronous reset generation
lock	Output	Signal indicating PLL is in locked state and that clock outputs are valid
clk_o [0:number_of _clocks-1]	Output	Vector with generated clocks

ACTEL specific functions

By specifying define SIM_PLL when compiling in simulator a functional model is used for PLL.

Appendix A have a detailed usage example of PLLs when used with ACTEL ProASIC3 as target.

Registers

dff

Simple D-type flip-flop. Parameter to set width

Parameters

Parameter	Default value	Comment
width	1	Defines vector size
reset_value	0	Defines value applied at reset

Module interface signals

Signal	Direction	Comment
d	Input	D input
q	Output	Latched signal
clk	Input	Clock source
rst	Input	Active high asynchronous reset

dff_ce

Simple D-type flip-flop with clock enable. Parameter to set width

Parameters

Parameter	Default value	Comment
width	1	Defines vector size
reset_value	0	Defines value applied at reset

Module interface signals

Signal	Direction	Comment
d	Input	D input
ce	Input	Clock enable
q	Output	Latched signal
clk	Input	Clock source
rst	Input	Active high asynchronous reset

dff_ce_clear

Simple D-type flip-flop with clock enable. Parameter to set width

Parameters

Parameter	Default value	Comment
width	1	Defines vector size
reset_value	0	Defines value applied at reset

Module interface signals

Signal	Direction	Comment
d	Input	D input
ce	Input	Clock enable
clear	input	Synchronous clear
q	Output	Latched signal
clk	Input	Clock source
rst	Input	Active high asynchronous reset

dff_sr

D-type flip-flop with asynchronous set and reset, also called SR flip-flop.

Parameters

Parameter	Default value	Comment
reset_value	0	Defines value applied at reset

Module interface signals

Signal	Direction	Comment
data	Input	D input
aclr	Input	Asynchronous clear
aset	Input	Asynchronous set
q	Output	Latched signal
clk	Input	Clock source

Not all FPGA devices support this type of flip-flop.

ALTERA specific implementation

A generated model with synthesis support is included in the ALTERA version of the library.

shreg

Shift register with serial in and serial out.

Parameters

Parameter	Default value	Comment
depth	10	Defines number of delay cycles

Module interface signals

Signal	Direction	Comment
d	Input	D input
q	Output	Delayed output
clk	Input	Clock source
rst	Input	Asynchronous reset source

shreg_ce

Shift register with clock enable and serial in and serial out.

Parameters

Parameter	Default value	Comment
depth	10	Defines number of delay cycles

Module interface signals

Signal	Direction	Comment
d	Input	D input
ce	Input	Clock enable
q	Output	Delayed output
clk	Input	Clock source
rst	Input	Asynchronous reset source

delay

A delay line implemented as a line of DFF(s).

Parameters

Parameter	Default value	Comment
depth	10	Defines number of delay cycles

Module interface signals

Signal	Direction	Comment
d	Input	D input

Signal	Direction	Comment
q	Output	Delayed output
clk	Input	Clock source
rst	Input	Asynchronous reset source

Counters

Counters can be implemented in different ways. The actual use case should dictate what type is best suited to use. Below is a table with pros and cons for various types.

1. Binary

The normal implementation.

Typical usage include

1. address generator

2. Linear Feedback Shift Register, LFSR

Extremely area efficient, uses no carry chains. Very useful where high performance is important. The count sequence is one short as compared to binary counters, that is with a vector length of n the count sequence is $2^n - 1$.

Typical usage includes

1. timer with timeout assertion
2. high performance counters

3. Gray encoded

For every state change in a gray encoded counter there is only one bit changing. Implementation uses a normal binary counter with an encoder on the output. That means that both gray and binary outputs can be used

Typical uses include

1. address generator for asynchronous FIFOs

4. Shift register

A shift register encoded in a one hot fashion can be used as a counter.

Implementation uses only flip-flop and no logic resources. Since the number of flip flop used grows rapidly with increased number of state this type is most suited for small counters.

1. Delay counters where multiple assertions could be used for different delays

Note: All counters except shift register based is derived from OpenCores project versatile_counter

http://opencores.org/project,versatile_counter

Binary counters

The following binary counters are implemented. Other types can easily be generated from the

Versatile Counter project

Module	c l r	s e t	c k e t	r e w	l e v e l 1	comment
cnt_bin_ce			X			Binary counter with clock enable
cnt_bin_ce_clear	X		X			Binary counter with clock enable and syn clear
cnt_bin_ce_clear_set_rew	X	X	X	X		Binary counter with clock enable and syn clear and set
cnt_bin_ce_rew_l1			X	X	X	Binary up/down counter with clock enable and level indicator

Parameters

Parameter	Default value	Comment
length	4	Defines vector length
clear_value	0	Defines value applied at clear
set_value	1	Defines value applied at set
wrap_value	0	Defines maximum counter value before wrap to init state
level1_value	1	Level where output level1 shall be set

Module interface signals

Signal	Direction	Comment
clear	Input	Synchronous clear
set	Output	Synchronous set
cke	Input	Clock enable
rew	Input	Rewind input counts down
q	Output	Counter state output
level1	Output	Level1 indicator
clk	Input	Clock source
rst	Input	Active high asynchronous reset

LFSR counters

The following LFSR counters are implemented. All LFSR counters have wrap function enabled and will wrap dependent on wrap value.

Other types can easily be generated from the Versatile Counter project

Module	c	s	c	r	z	l	comment
	r	t	e	w	q	1	
cnt_lfsr_zq					X		LFSR counter with zero indicator
cnt_lfsr_ce_zq			X		X		LFSR counter with clock enable and zero indicator
cnt_lfsr_ce_rew_l1			X	X		X	LFSR up/down counter with clock enable and level indicator

Parameters

Parameter	Default value	Comment
length	4	Defines vector length
clear_value	0	Defines value applied at clear
set_value	1	Defines value applied at set
wrap_value	0	Defines maximum counter value before wrap to init state
level1_value	1	Level where output level1 shall be set

Module interface signals

Signal	Direction	Comment
clear	Input	Synchronous clear
set	Output	Synchronous set
cke	Input	Clock enable
rew	Input	Rewind input counts down
q	Output	Counter state output
level1	Output	Level1 indicator
clk	Input	Clock source
rst	Input	Active high asynchronous reset

LFSR counters generate a pseudo random state sequence. To calculate wrap and level values use application from OpenCores project Versatile Counter. Usage is described in documentation for project. An example of usage can also be found in Appendix B in this document.

GRAY counters

The following LFSR counters are implemented. All LFSR counters have wrap function enabled and will wrap dependent on wrap value. Other types can easily be generated from the Versatile Counter project

Module	c	s	c	r	z	b	comment
	l	e	k	e	q	i	
	r	t	e	w		n	
cnt_gray_ce			X				GRAY counter with clock enable
cnt_gray_ce_bin			X			X	GRAY counter with clock enable and zero indicator

Parameters

Parameter	Default value	Comment
length	4	Defines vector length
clear_value	0	Defines value applied at clear
set_value	1	Defines value applied at set
wrap_value	0	Defines maximum counter value before wrap to init state

Module interface signals

Signal	Direction	Comment
clear	Input	Synchronous clear
set	Output	Synchronous set
cke	Input	Clock enable
q	Output	GRAY encoded output
q_bin	Output	Binary encoded output
clk	Input	Clock source
rst	Input	Active high asynchronous reset

SHREG counters

The following SHREG counters are implemented. Counter with wrap function can be used as a one-hot encoder.

Other types can easily be generated from the Versatile Counter project

Module	c l r	s t	e k e	w	comment
cnt_shreg_wrap			X		SHREG
cnt_shreg_ce_wrap					SHREG with clock enable
cnt_shreg_ce_clear	X				SHREG counter with clock enable and clear
cnt_shreg_ce_clear_wrap	X				SHREG counter with clock enable and clear

Parameters

Parameter	Default value	Comment
length	4	Defines vector length

Module interface signals

Signal	Direction	Comment
clear	Input	Synchronous clear
cke	Input	Clock enable
q	Output	one-hot encoded output
clk	Input	Clock source
rst	Input	Active high asynchronous reset

Memories

Single port ROM

vl_rom_init

Synchronous ROM module with initialization from file.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width
memory_file	vl_rom.vmem	File with HEX values to initialize memory

Module interface signals

Signal	Direction	Comment
addr	Input	Address bus
q	Output	Output data bus
clk	Input	Clock source

vl_rom

This is a generic ROM model. Content of ROM is definable per instance with use of parameter as a vector

Synchronous ROM module with initialization from file.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width
data	NA	ROM content as a list of words

Module interface signals

Signal	Direction	Comment
addr	Input	Address bus
q	Output	Output data bus
clk	Input	Clock source

Single port RAM

vl_ram

Synchronous RAM module. Two versions. Optional preset RAM content at startup.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width
init	0	If set to 1 RAM content will be preset at startup
memory_file	vl_ram.v mem	File with HEX values to initialize memory

Module interface signals

Signal	Direction	Comment
d	Input	Input data bus
addr	Input	Address bus
we	Input	Write enable
q	Output	Output data bus
clk	Input	Clock source

vl_ram_be

Synchronous RAM module with byte enable. Optional preset RAM content at startup.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width
init	0	If set to 1 RAM content will be preset at startup
memory_file	vl_ram.v mem	File with HEX values to initialize memory

Module interface signals

Signal	Direction	Comment
d	Input	Input data bus
addr	Input	Address bus
be	Input	Byte enable for write
we	Input	Write enable
q	Output	Output data bus
clk	Input	Clock source

Dual port RAM

vl_dpram_1r1w

Dual port RAM with one read and one write port. Optional memory initialization.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width
init	0	If set to 1 RAM content will be preset at startup
memory_file	vl_rom.vmem	File with HEX values to initialize memory

Module interface signals

Signal	Direction	Comment
d_a	Input	Data bus side A
adr_a	Input	Address bus side A
we_a	Input	Write enable side A
clk_a	Input	Clock source side A
q_b	Output	Data bus side B
adr_b	Input	Address bus side B
clk_b	Input	Clock source side B

vl_dpram_2r1w

Dual port RAM with two read and one write port. Optional memory initialization.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width
init	0	If set to 1 RAM content will be preset at startup
memory_file	vl_rom.vmem	File with HEX values to initialize memory

Module interface signals

Signal	Direction	Comment
d_a	Input	Data bus side A
adr_a	Input	Address bus side A
we_a	Input	Write enable side A
clk_a	Input	Clock source side A
q_b	Output	Data bus side B
adr_b	Input	Address bus side B
clk_b	Input	Clock source side B

vl_dpram_2r2w

Dual port RAM with two read and two write ports. Optional memory initialization.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width
init	0	If set to 1 RAM content will be preset at startup
memory_file	vl_rom.vmem	File with HEX values to initialize memory

Module interface signals

Signal	Direction	Comment
d_a	Input	Data bus side A
q_a	Output	Data bus side A
adr_a	Input	Address bus side A
we_a	Input	Write enable side A
clk_a	Input	Clock source side A
d_b	Input	Data bus side B
q_b	Output	Data bus side B
adr_b	Input	Address bus side B
we_b	Input	Write enable side B
clk_b	Input	Clock source side B

FIFO

vl_fifo_1r1w_async

Asynchronous FIFO with one write and one read side. Separate clock domains for read and write.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width

Module interface signals

Signal	Direction		Comment
d	Input	Write side	Write data bus
wr	Input		Write enable
fifo_full	Output		Indicates FIFO full
wr_clk	Input		Write clock source
wr_rst	Input		Write reset
q	Output	Read side	Read data bus
rd	Input		Read data bus
fifo_empty	Output		Indicates FIFO empty
rd_clk	Input		Read clock
rd_rst	Input		Read reset

vl_fifo_2r2w_async

Asynchronous FIFO with two write and two read sides. This is a wrapper containing two separate FIFO. Separate clock domains for A and B side.

Parameters

Parameter	Default value	Comment
data_width	32	Defines data bus width
addr_width	8	Define address bus width

Module interface signals

Signal	Direction		Comment
a_d	Input	A side	Data bus
a_wr	Input		Write enable
a_fifo_full	Output		FIFO full
a_q	Output		Data bus
a_rd	Input		Read enable
a_fifo_empty	Output		FIFO empty
a_clk	Input		Clock source
a_rst	Input		Reset source
b_d	Input	B side	Data bus
b_wr	Input		Write enable
b_fifo_full	Output		FIFO full
b_q	Output		Data bus
b_rd	Input		Read enable
b_fifo_empty	Output		FIFO empty
b_clk	Input		Clock source
b_rst	Input		Reset source

vl_fifo_2r2w_async_simplex

This implementation has a identical interface as vl_fifo_2r2w_async. This module shares one dual port RAM between the two FIFOs. That means less area but there is not possible to read and write simultaneously from either side.

Wishbone compliant modules

wb3wb3_bridge

Wishbone B3 to wishbone B3 asynchronous bus bridge. Used to connect wishbone bus segments in different clock domains.

Parameters

Parameter	Default value	Comment
addr_width	4	Defines width of internal FIFO address pointers

Module interface signals

Signal	Direction		Comment
wbs_dat_i	Input	Wishbone slave side	Data bus input
wbs_adr_i	Input		Address bus
wbs_sel_i	Input		Byte select signals
wbs_bte_i	Input		Tag field
wbs_cti_i	Input		Tag field
wbs_we_i	Input		Write enable
wbs_cyc_i	Input		Cycle indication
wbs_stb_i	Input		Strobe
wbs_dat_o	Output		Data bus output
wbs_ack_o	Output		Cycle acknowledge
wbs_clk	Input		Wishbone slave clock source
wbs_rst	Input		Wishbone slave reset source
wbm_dat_o	Output	Wishbone master side	Data bus output
wbm_adr_o	Output		Address bus
wbm_sel_o	Output		Byte select signals
wbm_bte_o	Output		Tag field
wbm_cti_o	Output		Tag field
wbm_we_o	Output		Write enable
wbm_cyc_o	Output		Cycle indication
wbm_stb_o	Output		Strobe
wbm_dat_i	Input		Data bus input
wbm_ack_i	Input		Cycle acknowledge
wbm_clk	Input		Wishbone master clock source
wbm_rst	Input		Wishbone master reset source

wb_boot_rom

A wishbone compatible ROM model.

Defines

Define	Default value	Comment
BOOT_ROM	"boot_rom.v"	Defines ROM file

Defines

Parameter	Default value	Comment
addr_width	5	Defines address width

Module interface signals

Signal	Direction	Comment
wb_adr_i	Input	Address bus
wb_stb_i	Input	Strobe
wb_cyc_i	Output	Active cycle
wb_dat_o	Input	Read data
wb_ack_o	Input	Cycle acknowledge
wb_clk	Output	Wishbone clock source
wb_rst	Input	Reset source

The ROM file should have the following syntax:

```

0 : wb_dat_o <= 32'h18000000;
1 : wb_dat_o <= 32'hA8200000;
2 : wb_dat_o <= 32'hA8C00100;
3 : wb_dat_o <= 32'h44003000;
4 : wb_dat_o <= 32'h15000000;

```

A file with this syntax can be generated from a binary file with software bin2vlogarray found in the utils directory in this project.

Appendix A

vl_pll usage example with ACTEL ProASIC3 target

Requirements:

1. clk_i1 external clock, 66.666666667 MHz
shall generate
clk0 : 66.666666667 MHz
clk1 : 25.000 MHz
2. clk_i2 external 125.000 MHz
shall generate
clk3 : 125.000 MHz
3. each clock domain should have a global synchronized reset signal

Appendix B

LFSR counter usage example

Assume the following scenario:

In an SDRAM controller running at 133 MHz we want to have a complete refresh in 64 ms.
For a page size of 8192 words the timeout for the counter should be

$$133 \text{ MHz} / 128 \text{ kHz} = 1039$$

Recommended Resources

ORSoC – <http://www.orsoc.se>

ORSoC is a fabless FPGA/ASIC design & manufacturing services company, providing RTL to FPGA/ASIC design services and silicon fabrication service. **ORSoC** are specialists building complex system based on the OpenRISC processor platform.

Open Source IP – <http://www.opencores.org>

Your number one source for open source IP and other FPGA/ASIC related information.