OpenCores
URL https://opencores.org/ocsvn/pit/pit/trunk

Subversion Repositories pit

[/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Minor change to add parameter to pit instance rehayes 5536d 00h /
18 Traded 16 data registers for 3 address registers when wait states are enabled. rehayes 5536d 03h /
17 Change WISHBONE ack signal so no output is generated when wait states are enabled and the bus transaction is terminated in the first cycle. rehayes 5549d 23h /
16 Added master error counter variable, added simulation timout limit rehayes 5661d 02h /
15 Fix blocking assigment rehayes 5689d 03h /
14 Cosmetic update, changed no-blocking assigment to blocking assigment rehayes 5758d 00h /
13 Update to rev 0.3, added SINGLE_CYCLE parameter rehayes 5788d 04h /
12 Fixed for single cycle reads rehayes 5788d 23h /
11 Changed read task to capture data at rising edge of clock rehayes 5788d 23h /
10 Added SINGLE_CYCLE parameter for WISHBONE bus cycles rehayes 5790d 02h /
9 fix problem with wb_wacc signal. Old method allowed data to be clocked into register twice. rehayes 5795d 19h /
8 Fix ack signal in testbench rehayes 5795d 20h /
7 Reflection of minor corrections rehayes 5800d 02h /
6 Reflection of minor corrections rehayes 5800d 02h /
5 rehayes 5837d 22h /
4 Initial Release March 14, 2009 - Bob Hayes rehayes 5837d 22h /
3 Initial Release March 14, 2009 - Bob Hayes rehayes 5837d 23h /
2 Initial Release March 14, 2009 - Bob Hayes rehayes 5837d 23h /
1 The project was created and the structure was created root 5838d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.