URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 68

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
68	Simulation package containing enumeration types for opcodes and condition codes. Package also contains convert functions from std_logic_vector to the appropriate enumeration type.	jlechner	6659d 20h	/
67	- Added assembler file.	cwalter	6659d 20h	/
66	Moved constants for opcode and conditionals in seperate package.	jlechner	6659d 20h	/
65	Added correct register signals	jlechner	6659d 20h	/
64	* empty log message *	jlechner	6659d 20h	/
63	- Added missing signal stall_out_int to sensitivity list. - LR register now locked if opcode is JUMP.	cwalter	6659d 22h	/
62	no message	cwalter	6660d 00h	/
61	- Applied indenting tool. - Added first basic implementation for testing.	cwalter	6660d 00h	/
60	- Applied indenting tool.	cwalter	6660d 00h	/
59	- We don't want to lock registers the next cycle when we have stalled the previous stages. - Load opcodes also need to lock registers.	cwalter	6660d 00h	/
58	- lr_enable signal in component wb_state should have direction out.	cwalter	6660d 01h	/
57	- applied indenting tool.	cwalter	6660d 02h	/
56	new sensitivity list	ustadler	6660d 02h	/
55	- clear_out must be initialized to '0'.	cwalter	6660d 03h	/
54	- Changed reset delay.	cwalter	6660d 03h	/
53	- Removed unused constant COND_NONE.	cwalter	6660d 03h	/
52	- stall_out must be initialized to '0'	cwalter	6660d 03h	/
51	- stall_out logic has moved to synchronous process.	cwalter	6660d 03h	/
50	- Added assembler example. - Added logic for stall_in. pc_next must not be updated on stall.	cwalter	6660d 03h	/
49	data can be ead asynchronous, data is written with the rising edge of the clk	ustadler	6660d 04h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories rise

[/] - Rev 68

Filtering Options