OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] - Rev 33

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 Adding some images leonardoaraujo.santos 4724d 04h /
32 Change baud generator to create a overclock frequency of 8x the baud rate....
Change the serial receiver to sample the signal on the middle of the serial input, now it's using only the overclocked baud...
leonardoaraujo.santos 4724d 07h /
31 Working on documentation and on Chipscope leonardoaraujo.santos 4724d 19h /
30 Preparing to work with chipscope leonardoaraujo.santos 4724d 19h /
29 Preparing to work with chipscope leonardoaraujo.santos 4724d 20h /
28 Changing wrong datasheet of Spartan3A kit for newer one.... Detected some bug on the reception (When is fast it seems that the reception could be wrong...) leonardoaraujo.santos 4724d 21h /
27 First version seems working nice on the PC!!! leonardoaraujo.santos 4724d 22h /
26 Adding Spartan3A Starter kit leonardoaraujo.santos 4725d 05h /
25 Adding some sample code on the doc folder, also adding the wishbone public domain library file leonardoaraujo.santos 4725d 05h /
24 Working on testbench and refactoring... now we could start some tests on the board... leonardoaraujo.santos 4726d 03h /
23 Working on uart_control refactoring leonardoaraujo.santos 4726d 04h /
22 Refactoring the uart_control leonardoaraujo.santos 4726d 07h /
21 Preparing to rewrite uart_control, adding pin to indicate data available at the RX leonardoaraujo.santos 4726d 13h /
20 Finishing at least the tests on testbench.... Was good to verify that the uart_control should be redesigned to allow concurrent receive and to clean the code... leonardoaraujo.santos 4726d 21h /
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4726d 22h /
18 sdsd leonardoaraujo.santos 4727d 04h /
17 Working on slave testbench and fixing some bugs leonardoaraujo.santos 4727d 06h /
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4727d 06h /
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4727d 07h /
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4728d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.